Optical control of charge number in single floating quantum-dot gate in field-effect transistor structure
Memristive operation mode of a site-controlled quantum dot floating gate transistor P. Maier We have realized a floating gate transistor based on a GaAs/AlGaAs heterostructure with sitecontrolled InAs quantum dots. By short-circuiting the source contact with the lateral gates and performing closed voltage sweep cycles, we observe a memristive operation mode with pinched hysteresis loops and two clearly distinguishable conductive states. The conductance depends on the quantum dot charge which can be altered in a controllable manner by the voltage value and time interval spent in the charging region. The quantum dot memristor has the potential to realize artificial synapses in a state-of-the-art opto-electronic semiconductor platform by charge localization and Coulomb coupling. 9 and floating-gate transistors. 10, 11 Memristors are characterized by a pinched hysteresis loop with a state and time dependent resistance or conductance which depends on the previous charge flow through the device. [1] [2] [3] This state-dependent conductance enables memristors to emulate artificially the functionality of synapses, 12, 13 the connections between neurons in neural networks. The strength of these connections can be tuned dynamically depending on the time difference of pre-and post-synaptic pulses, 14, 15 a crucial scheme for learning in neural networks. 16, 17 Artificial synapses are key building blocks in brain-inspired, non-von Neumann architectures with a parallel computing scheme which can for instance be used to implement multiobject detection and classification. 18 Here, we demonstrate a memristive operation mode of a quantum dot (QD) floating gate transistor by short-circuiting the source contact of the quantum wire (QW) and lateral gates. The memristive operation mode appears due to the Coulomb interaction of QD localized charges with the nearby QW, which leads in one sweep direction of the voltage to a smaller and in the other sweep direction to a larger conductance. We also examined the amount of QD-localized charges which can be controlled via the charging voltage or the time interval spent in the charging region. The memristive operation mode is observed up to temperatures of 165 K. The application of rectangular voltage pulses to the source and drain contacts of the device allows to tune the conductance in dependence on the time difference of the pulses. This mimics the increase (potentiation) and decrease (depression) of synaptic strength between two neurons by changing the relative timing of pre-and post-synaptic pulses. Fig. 1(a) depicts an electron microscope image of the studied device. A GaAs/AlGaAs heterostructure was grown by molecular beam epitaxy, forming a two-dimensional electron gas (2DEG) 90 nm below the surface. Precise positioning of the InAs QDs was realized by a growth step with InAs after defining a regular pattern of 50 nm deep nanoholes. The whole structure was covered with a GaAs layer. Lateral gates The device can be operated in two operation modes: the floating gate mode and the memristive mode. Fig. 1(a) displays the circuit diagram in the floating gate operation mode. For this purpose, a constant bias voltage V b was applied to the left contact of the QW (source) while a gate voltage V g was applied to the lateral gates. The right contact of the QW (drain) is used as common ground. The current I was determined as voltage drop across a resistor with 10 kX in series to the QW. If not stated differently, the measurements were conducted at 4.2 K in the dark. Fig. 1(b) shows the I-V g characteristic of the device in floating gate operation mode. The gate voltage was swept with a rate of DV g /Dt ¼ 0.2 V/s from À2.0 to 4.0 V (up-sweep direction) and back (down-sweep direction), and the bias voltage was set constantly to
The arrows indicate the gate voltage sweep cycle directions and the corresponding threshold voltages V tu and V td for the up-and down-sweep direction, respectively. For small gate voltages, the QW is depleted and the QD becomes charged. 20, 21 After exceeding V tu , the current increases monotonically. V tu depends on the number of QD localized charges and the capacitive couplings between the gate, the QD, and the QW. 22, 23 The QD becomes discharged for large gate voltages, leading to an enhanced current and a smaller threshold voltage during the down-sweep direction. The approximate gate voltage ranges for charging and discharging the QD are indicated by the shaded regions in Fig. 1(b) .
In the memristive operation mode, the bias voltage was applied simultaneously to the source contact of the QW and the lateral gates (see Fig. 1(c) ). An additional resistance with 1 MX is connected in series to the channel. The I-V b characteristic in the memristive operation mode is depicted in Fig.  1(d) . The voltage was swept between 4.6 V and the minimum value V bm ¼ À3.0 V. A pinched hysteresis loop, the finger print of memristors, 1,2 is observed. The differential conductance around zero bias voltage is 0.7 lS for the down-and almost zero for the up-sweep direction. Charging of the QD occurs for V b < À1.9 V (almost zero differential conductance) which corresponds to the charging region in the floating gate operation mode. The Coulomb interaction of QD localized charges with the QW results in the low conductive state with almost zero conductance. The current increase at 3.8 V is attributed to a discharging of the QD. We observe that the voltage ranges for charging and discharging differ from sample to sample because of varying geometries and quantum dot positions leading to small deviations in the current-voltage characteristic and pinched hysteresis loop. Fig. 2(a) shows current-voltage-characteristics conducted in the memristive operation mode for different V bm . No pinched hysteresis loop is observed above À1.8 V. For smaller V bm (À2.2 and À3.2 V), two distinguishable conductive states (low and high) around zero bias are clearly evident. The widths of the low conductive states are 0.1 and 1.7 V. They can be related to the voltage V tu of the currentonset in the floating gate operation mode with V th % 2V tu . Fig. 2(b) shows the plateau width versus V bm . It remains zero above (ohmic response) and increases almost linearly below À2.0 V (memristive response). We attribute this linear shift to the threshold voltage shift DV tu ¼ Dnq/C eff of a floating gate transistor in close vicinity to a QD. 22 Here, Dn is the shift of the number of localized charges, q is the elementary charge, and C eff accounts for the effective capacitive coupling between the QD, the 2DEG, and the gate. In the memristive operation mode, charging of the QD occurs for V b < À1.9 V and thus Dn is determined by Dn ¼ (À1.9 VÀV bm )/DV with DV being the voltage difference to charge the QD with one additional electron. Dn is only defined for V bm 1.9 V. For larger V bm , the QD is not charged and we observe linear current-voltage-characteristics (ohmic response). Since V th % 2V tu , the width of the low conductive state is
The data in Fig. 2(b) were fitted according to Eq. (1) with a shift of DV Â C eff % 0.28 Â 10 À18 C. The memristive operation mode can also be analyzed by means of the area A, which is enclosed by the pinched hysteresis loop. Fig. 2(c) shows A for positive and negative bias voltages versus V bm . Similar to the plateau width, A is almost zero above but increases linearly below À2.0 V. Both V th and A depend on the shape of the pinched hysteresis loop, which correlates to the constitutive relation of the memristor (ideal memristor: f(u,q) ¼ 0 with flux u). 24 Hence, different realizations of memristors result in different shapes and the area is a characteristic parameter of the memristive operation mode.
In Fig. 3(a 
21,25
The number of localized charges n on the QD is given by the rate equation
C cha and C dis are the rates of thermally assisted charging and discharging processes, respectively. These rates can be examined using an Arrhenius type escape rate
Here, E a are activation energies with a ¼ cha, dis for the charging and discharging processes, respectively, and k is the Boltzmann constant. From the steady state solution (dn/ dt ¼ 0), we obtain V th , which is directly proportional to the number n of charges on the QD, as
The data in Fig. 3(b) have been fitted according to Eq. (4). The fitting parameters are
DE represents the energetic distance between the electrochemical potentials of the 2DEG with activation energy E cha and the QD with activation energy E dis . The areas of the pinched hysteresis loops in Fig. 3(c) are also fitted according to Eq. (4). The parameters are
The difference of the activation energies was kept constant with DE ¼ 46.8 meV. For positive voltages, the area vanishes for a temperature of 170 K, whereas it is still present for temperatures up to 210 K for negative voltages. The low temperature current-voltage characteristic and pinched hysteresis loop of the device is independent and insensitive to temperature cycles. We also analyzed the conductance change in the memristive operation mode when applying rectangular voltage pulses as shown in Fig. 4(a) . These pulses mimic the input from a pre-and a post-synaptic neuron. The post-synaptic pulses with amplitude V po were applied to the QW and the pre-synaptic pulses with amplitude V pr to the QW and the gates (see Fig. 4(b) ). The pulses had a width of 10 ms and the time difference Dt was varied. After each pulse, the conductance G was determined with a read-out pulse (dashed line). is presented in Fig. 4(d) . Initially, the QD was charged and the conductance was almost zero. G remains unaltered when applying 1000 pulses with a time difference of 9 ms. Lowering Dt to 8 ms results in an increase after 780 pulses and the conductance saturates at 2.4 lS. This saturation is attributed to a completely discharged QD. Less pulses are needed to discharge the QD when the time difference is reduced. The amplitudes À2.4 V and 0.8 V of the pre-and post-synaptic pulses, respectively, are used to decrease the conductance of an initially charged QD. The data are shown in Fig. 4(e) . For different Dt, the conductance is reduced by a large amount with only a few pulses. For smaller Dt, the change of G is larger (see inset of Fig. 4(e) ). The decreasing conductance is attributed to a charging of the QD with electrons, which can be controlled with the time difference between the pre-and post-synaptic pulses.
In summary, we have presented a quantum dot floating gate transistor featuring a memristive operation mode. Sweeping closed voltage cycles allows to charge and discharge QDs in close vicinity of a 2DEG, resulting in a pinched hysteresis loop with two clearly distinguishable conductive states around zero bias. The memristive operation mode is observed up to temperatures of 165 K. The conductance of the device can be controlled by the charging voltage or the time difference between rectangular voltage pulses applied directly to the source and drain contact. The presented QD floating gate transistor with its memristive operation mode may be considered to realize artificial synapses in future non-von Neumann computer architectures.
